H.-S. Philip Wong
Loading Google Thumbnails...
| 2013 |
|---|
| 4 | Combinational Logic Design Using Six-Terminal NEM Relays. Daesung Lee, W. Scott Lee, Chen Chen, Farzan Fallah, J. Provine, Soogine Chong, John Watkins, Roger T. Howe, H.-S. Philip Wong, Subhasish Mitra. IEEE Trans. on CAD of Integrated Circuits and Systems (32): 653-666 (2013). Web SearchBibTeXDownload |
| 2012 |
|---|
| 3 | Nano-Electro-Mechanical (NEM) relays and their application to FPGA routing. Chen Chen, W. Scott Lee, J. Provine, Soogine Chong, Roozbeh Parsa, Daesung Lee, Roger T. Howe, H.-S. Philip Wong, Subhasish Mitra. ASP-DAC 2012, 639. Web SearchBibTeXDownload |
| 2 | Nano-Electro-Mechanical relays for FPGA routing: Experimental demonstration and a design technique. Chen Chen, W. Scott Lee, Roozbeh Parsa, Soogine Chong, J. Provine, Jeff Watt, Roger T. Howe, H.-S. Philip Wong, Subhasish Mitra. DATE 2012, 1361-1366. Web SearchBibTeXDownload |
| 2010 |
|---|
| 1 | Efficient FPGAs using nanoelectromechanical relays. Chen Chen, Roozbeh Parsa, Nishant Patil, Soogine Chong, Kerem Akarvardar, J. Provine, David Lewis, Jeff Watt, Roger T. Howe, H.-S. Philip Wong, Subhasish Mitra. FPGA 2010, 273-282. Web SearchBibTeXDownload |
from DBLP and Google Scholar
