Riko Radojcic
Loading Google Thumbnails...
from Google Images |
- Sorted by Year/Conf, Year/Citation, Citation
| 2012 | ||
|---|---|---|
| 2 | Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICs. Xiaoxia Wu, Wei Zhao, Mark Nakamoto, Chandra Nimmagadda, Durodami Lisk, Sam Gu, Riko Radojcic, Matt Nowak, Yuan Xie. IEEE Trans. VLSI Syst. (20): 186-191 (2012). Web SearchBibTeXDownload | |
| 2010 | ||
| 1 | Simulation methodology and flow integration for 3D IC stress management. Mark Nakamoto, Riko Radojcic, Wei Zhao, Vinay K. Dasarapu, Aditya P. Karmarkar, Xiaopeng Xu. CICC 2010, 1-4. Web SearchBibTeXDownload | |
from DBLP and Google Scholar