Zhi Zhu
Loading Google Thumbnails...
from Google Images |
- Sorted by Year/Conf, Year/Citation, Citation
| 2009 | ||
|---|---|---|
| 3 | Noise minimization during power-up stage for a multi-domain power network. Wanping Zhang, Yi Zhu, Wenjian Yu, Amirali Shayan Arani, Renshen Wang, Zhi Zhu, Chung-Kuan Cheng. ASP-DAC 2009, 391-396. Web SearchBibTeXDownload | |
| 2 | Pathfinding for 22nm CMOS designs using Predictive Technology Models. Xia Li, Wei Zhao, Yu Cao, Zhi Zhu, Jooyoung Song, David Bang, Chi-Chao Wang, Seung H. Kang, Joseph Wang, Matt Nowak, Nick Yu. CICC 2009, 227-230. Web SearchBibTeXDownload | |
| 2008 | ||
| 1 | Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network. Wanping Zhang, Yi Zhu, Wenjian Yu, Ling Zhang, Rui Shi, He Peng, Zhi Zhu, Lew Chua-Eoan, Rajeev Murgai, Toshiyuki Shibuya, Nuriyoki Ito, Chung-Kuan Cheng. DATE 2008, 537-540. Web SearchBibTeXDownload | |
from DBLP and Google Scholar